Home | Repositories | Statistics | About



Subject: FIFO, HPC, LRU, Performance, Speedup


Year: 2012


Type: Proceeding article



Title: Proceedings of the ITI 2013 35th international conference on information technology interfaces


Author: Ristov, Sashko
Author: Gushev, Marjan
Author: Anchev, Nenad
Author: Atanasovski, Blagoj



Abstract: Matrix multiplication is compute intensive, memory demand and cache intensive algorithm. It performs O(N3) operations, demands storing O(N2) elements and accesses O(N) times each element, where N is the matrix size. Implementation of cache intensive algorithms can achieve speedups due to cache memory behavior if the algorithms frequently reuse the data. A block replacement of already stored elements is initiated when the requirements exceed the limitations of cache size. Cache misses are produced when data of replaced block is to be used again. Several cache replace policies are proposed to speedup different program executions. In this paper we analyze and compare two most implemented cache replacement policies First-In-First-Out (FIFO) and Least-Recently-Used (LRU). The results of the experiments show the optimal solutions for sequential and parallel dense matrix multiplication algorithm. As the number of operations does not depend on cache replacement policy, we define and determine the average memory cycles per instruction that the algorithm performs, since it mostly affects the performance.


Publisher: Springer, Berlin, Heidelberg


Relation: International Conference on ICT Innovations



Identifier: oai:repository.ukim.mk:20.500.12188/17247
Identifier: http://hdl.handle.net/20.500.12188/17247



TitleDateViews
Proceedings of the ITI 2013 35th international conference on information technology interfaces201216